JPH0312768B2 - - Google Patents

Info

Publication number
JPH0312768B2
JPH0312768B2 JP58216372A JP21637283A JPH0312768B2 JP H0312768 B2 JPH0312768 B2 JP H0312768B2 JP 58216372 A JP58216372 A JP 58216372A JP 21637283 A JP21637283 A JP 21637283A JP H0312768 B2 JPH0312768 B2 JP H0312768B2
Authority
JP
Japan
Prior art keywords
layer
polysilicon
silicon dioxide
reactive ion
contact
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58216372A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59139675A (ja
Inventor
Richaado Gosu Jooji
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS59139675A publication Critical patent/JPS59139675A/ja
Publication of JPH0312768B2 publication Critical patent/JPH0312768B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D10/00Bipolar junction transistors [BJT]
    • H10D10/40Vertical BJTs
    • H10D10/421Vertical BJTs having both emitter-base and base-collector junctions ending at the same surface of the body
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D10/00Bipolar junction transistors [BJT]
    • H10D10/01Manufacture or treatment
    • H10D10/051Manufacture or treatment of vertical BJTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D10/00Bipolar junction transistors [BJT]
    • H10D10/40Vertical BJTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • H10D62/126Top-view geometrical layouts of the regions or the junctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/133Emitter regions of BJTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/231Emitter or collector electrodes for bipolar transistors

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Bipolar Transistors (AREA)
  • Drying Of Semiconductors (AREA)
  • Bipolar Integrated Circuits (AREA)
JP58216372A 1982-12-30 1983-11-18 接点層の開口の側壁に絶縁分離部分を形成する方法 Granted JPS59139675A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US45491982A 1982-12-30 1982-12-30
US454919 1995-05-31

Publications (2)

Publication Number Publication Date
JPS59139675A JPS59139675A (ja) 1984-08-10
JPH0312768B2 true JPH0312768B2 (en]) 1991-02-21

Family

ID=23806611

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58216372A Granted JPS59139675A (ja) 1982-12-30 1983-11-18 接点層の開口の側壁に絶縁分離部分を形成する方法

Country Status (1)

Country Link
JP (1) JPS59139675A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8525458D0 (en) * 1985-10-16 1985-11-20 British Telecomm Positioning optical components & waveguides

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57211775A (en) * 1981-06-23 1982-12-25 Nec Corp Semiconductor device and manufacture thereof

Also Published As

Publication number Publication date
JPS59139675A (ja) 1984-08-10

Similar Documents

Publication Publication Date Title
US4400865A (en) Self-aligned metal process for integrated circuit metallization
US4209349A (en) Method for forming a narrow dimensioned mask opening on a silicon body utilizing reactive ion etching
US4209350A (en) Method for forming diffusions having narrow dimensions utilizing reactive ion etching
US4234362A (en) Method for forming an insulator between layers of conductive material
US4256514A (en) Method for forming a narrow dimensioned region on a body
US4758528A (en) Self-aligned metal process for integrated circuit metallization
US4110125A (en) Method for fabricating semiconductor devices
US4446476A (en) Integrated circuit having a sublayer electrical contact and fabrication thereof
JPH0480532B2 (en])
US4322883A (en) Self-aligned metal process for integrated injection logic integrated circuits
JPS62588B2 (en])
JPH05347383A (ja) 集積回路の製法
US4590666A (en) Method for producing a bipolar transistor having a reduced base region
US4408387A (en) Method for producing a bipolar transistor utilizing an oxidized semiconductor masking layer in conjunction with an anti-oxidation mask
JPH02211662A (ja) 共通基板上にバイポーラ及びcmosトランジスタを製造する方法
US4691219A (en) Self-aligned polysilicon base contact structure
EP0107437B1 (en) Method of producing a semiconductor device comprising a bipolar transistor and a schottky barrier diode
US4608589A (en) Self-aligned metal structure for integrated circuits
KR910000020B1 (ko) 반도체장치의 제조방법
JPH0312768B2 (en])
JPS63114261A (ja) トランジスタ用の自己整合型ベース分路
JPH0239093B2 (en])
JPH0550856B2 (en])
JPH0136251B2 (en])
JPH0594997A (ja) バイポーラトランジスタの製造方法